CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 搜索资源 - parallel to serial

搜索资源列表

  1. ofdmgen.m

    0下载:
  2. MATLAB program for OFDM generation and reception This is a simple MCM communications system. The code is pretty self-explanatory. Here I have not used the cyclic prefix. Transmitter End: 1. Generate random serial data with M symbols (RAND
  3. 所属分类:Communication

    • 发布日期:2017-03-22
    • 文件大小:1165
    • 提供者:snapaj
  1. pie

    0下载:
  2. pie编码器,将串行数据并行输出的一种常用编码-pie encoder, parallel to serial data output of a common coding
  3. 所属分类:Other systems

    • 发布日期:2017-03-29
    • 文件大小:768
    • 提供者:bxy
  1. p2s

    0下载:
  2. 并串转换器:将并行输入的信号以串行方式输出,这里要注意需先对时钟进行分频,用得到的低频信号控制时序,有利于观察结果(可以通过L灯观察结果)-And series converter: the input signal in parallel to serial output, where attention should be paid to the need to carry out first clock frequency, low-frequency signals received b
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-31
    • 文件大小:127917
    • 提供者:米石
  1. par2ser

    0下载:
  2. 并/串转换器即并行输入、串行输出转换器,例如一个8bit输入的并/串转换器,输出时钟频率是输入时钟频率的8倍,输入端一个时钟到来,8个输入端口同时输入数据;输出端以8倍的速度将并行输入的8bit串行输出,至于从高位输出还是从低位输出,可以再程序中指定。-And/or parallel series converter input, serial output converter, for example, a 8bit input and/series converter, the output
  3. 所属分类:Other systems

    • 发布日期:2017-04-01
    • 文件大小:1040
    • 提供者:赵军
  1. P2S_TOP

    0下载:
  2. This file contains the Parallel to Serial conversion. This is the top module where we can change the code. The other part of this file is Parallel to Serial controller i,e P2S_SM
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-01
    • 文件大小:1300
    • 提供者:Shahzad
  1. P2S_SM

    0下载:
  2. This file contains the state machine which has the control signals required for the parallel to serial conversion-This file contains the state machine which has the control signals required for the parallel to serial conversion....
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-08
    • 文件大小:924
    • 提供者:Shahzad
  1. Receiver

    0下载:
  2. This file recieves the serial data from the UART and forward to Serial To Parallel module
  3. 所属分类:Com Port

    • 发布日期:2017-04-01
    • 文件大小:1627
    • 提供者:Shahzad
  1. shift_reg_ps

    0下载:
  2. parallel to serial shift register
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-11
    • 文件大小:757
    • 提供者:meysam
  1. parallel_serial

    0下载:
  2. parallel to serial experiment and string
  3. 所属分类:SCM

    • 发布日期:2017-04-08
    • 文件大小:40500
    • 提供者:韩富军
  1. Good_ver_Soft_demapping_QPSK

    0下载:
  2. good version of soft Demapping QPSK : LLR computation using Euclidian distance approache, Parallel-to-Serial converter, needs I and Q componets of QPSK symbols at the input
  3. 所属分类:Communication-Mobile

    • 发布日期:2017-03-24
    • 文件大小:684
    • 提供者:IMM
  1. Soft_demapping_8PSK

    1下载:
  2. soft Demapping 8PSK : LLR computation using Euclidian distance approach, Parallel-to-Serial converter, needs I and Q componets of 8PSK symbols at the input
  3. 所属分类:matlab

    • 发布日期:2017-04-10
    • 文件大小:749
    • 提供者:IMM
  1. demapping_soft_QPSK_good_version

    0下载:
  2. corrected version of Demapping QPSK : LLR computation using Euclidian distance approach, Parallel-to-Serial converter, needs I and Q componets of QPSK symbols at the input
  3. 所属分类:Communication-Mobile

    • 发布日期:2017-04-06
    • 文件大小:674
    • 提供者:IMM
  1. Hard_decision_demapping_8PSK

    0下载:
  2. Demapping 8PSK : LLR computation using Euclidian distance approach, Parallel-to-Serial converter, Hard decision, needs I and Q componets of 8PSK symbols at the input
  3. 所属分类:matlab

    • 发布日期:2017-04-03
    • 文件大小:858
    • 提供者:IMM
  1. signal_output

    0下载:
  2. 本文件是可以直接使用下载到FPGA里面使用,里面包含时钟分频电路,串并转换和并串转换电路,多通道信号加权的乘加电路等。-The document may download to FPGA chip to complete the clock divider,serial-to-parallel,parallel-to-serial,and multiple-add circuit for multiple channels weight calculation
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-10
    • 文件大小:1159767
    • 提供者:蔡野锋
  1. code

    0下载:
  2. This project is "digital serial multiplier". this proh=ject is used to multiply the serial data with parallel data. the source code is writtenby using vhdl.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-25
    • 文件大小:4885
    • 提供者:RUPA KRISHNA
  1. P_to_ser

    0下载:
  2. parallel to serial data converter using VHDL
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-03
    • 文件大小:98698
    • 提供者:tg
  1. ptos

    0下载:
  2. 16位并行转串行译码器Verilog,以及synopsis综合结果,行为级、门级网单,均已通过仿真验证-16bit parallel to serial decoder and aynthesis result
  3. 所属分类:Other systems

    • 发布日期:2017-03-29
    • 文件大小:8600
    • 提供者:choumio
  1. Sixteen_QAM.m

    0下载:
  2. 16QAM的matlab仿真,非常有用,包括Bit mapping,modulation and demodulation,Bit demapping,Parallel to serial conversion,Bit error ratio-16QAM the matlab simulation, very useful, including Bit mapping, modulation and demodulation, Bit demapping, Parallel to serial
  3. 所属分类:Communication-Mobile

    • 发布日期:2017-04-02
    • 文件大小:2389
    • 提供者:刘悦
  1. PISO

    0下载:
  2. this code is designed to perform parallel to serial operation it is very essential in every design
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-02
    • 文件大小:161542
    • 提供者:kimo
  1. 595

    0下载:
  2. 595比较器的典型使用方法:驱动LED数码管的函数(并行转串行)-The typical comparator 595 to use: drive LED digital tube function (parallel to serial)
  3. 所属分类:Other Embeded program

    • 发布日期:2017-04-04
    • 文件大小:37687
    • 提供者:zyp
« 1 23 4 5 6 7 8 9 10 ... 25 »
搜珍网 www.dssz.com